Practical considerations in the design of CMOS charge pumps are discussed. The non-ideal effects of the charge pump by the leakage current, the mismatch, and the delay offset in the P/FD are quantitatively analyzed. To use the appropriate charge pump in various PLL applications, several architectures are investigated and their performances are compared. The improved design of both the single-ended and the differential charge pumps are presented with the simulation result.
INTRODUCTION
A charge pump is widely used in modem phase-locked loops (PLL) for a low-cost IC solution as shown in Fig. 1 . Having the neutral state, the ideal charge pump combined with the P/FD provides the infinite dc gain with passive filters, which results in the unbounded pull-in range for 2nd-order and high-order PLLs if not limited by VCO input range [ 11. As long as the P/FD and the charge pump are ideal, the zero static phase error is achieved. In other words, the type-2 PLL is possible with the passive filter when the charge pump is employed. The charge pump, however, shows non-ideal behavior when implemented in the circuit and its practical issues need to be considered in the design of the PLL. In this work, design considerations of the CMOS charge pumps are addressed and various architectures are investigated.
DESIGN CONSIDERATIONS
One of the practical design issues in PLLs is the unbalanced largesignal operation related with the charge pump that transforms the timing information to analogue quantity in voltage to control the VCO. When the PLL is used as a digital clock generator for highspeed I/O interfaces, minimizing the clock skew between the internal clock and the external clock is important to get the maximum data bandwidth and the clock skew is mainly determined by the non-ideal charge pump. In frequency synthesis, the charge pump is the dominant block that determines the level of the unwanted FM modulation causing the reference spur. Therefore, the non-ideal effect of the charge pump should be carefully considered.
Leakage Current
One of the issues in the charge pump design is the leakage current which might be caused by the charge pump itself, by the on-chip varactor, or by any leakage in the board. The leakage current as high as 1 nA can be easily present in sub-micron CMOS. The phase offset due to the leakage current is usually negligible but the reference spur by the leakage current is possibly substantial in frequency synthesizers. The phase offset, (PE, due to the leakage current, Ileak, with the charge pump current, ICp, is given by
The sideband due to the phase offset can be predicted assuming the narrow-band FM modulation [2] . The amount of the reference spur, Pr, in the 3rd-order PLL is approximately given by where R is the resistor value in the loop filter, Kvco is the VCO gain, frefis the reference frequency for the P/FD and fpl is the frequency of the pole in the loop filter. When the loop is overdamped which is the common situation in most applications to avoid overshoot problem over process and temperature variations, the loop bandwidth, f B , with the division value, N, is given by 
Mismatches in Charge Pump
Another consideration is the mismatch in the charge pump. Since CMOS charge pumps usually have UP and DOWN switches with PMOS and NMOS respectively, the current mismatch and the switching time mismatch occur in dumping the charge to the loop filter by UP and DOWN operations. When the mismatch is given in the charge pump, it is important to reduce the turn-on time of the P/FD that is equivalent to the minimum pulse width of the output to avoid the dead-zone. The phase offset, &, due to the current mismatch is illustrated in Fig. l(b) . Let the turn-on time of the PED, the reference clock period, and the current mismatch of the charge pump denoted by At,,, Tref, and Ai, respectively. The amount of the phase offset is given by
where Ai > 0 is assumed. Then, the spur level can be derived similarly from Eq. (4) and Eq. (6) with the additional factor of the effective integration time over the reference period. Equation (6) This shows how important to design the P/FD and the charge pump with the minimum turn-on time as well as with the minimum mismatches. The minimum turn-on time is also important to reduce the in-band noise contribution of the PLL to the output. Equation (6) gives the idea that the phase offset can be digitally controlled if the current mismatch of the charge pump is digitally programmed [3] . The fine tuning of the phase offset on the order of psec is possible by controlling the UP and the DOWN current. In frequency synthesis, this technique gives additional flexibility to reduce the reference spur with the post-trimming if the charge pump control bits are included in the control word.
Timing Mismatch in P/FD
The timing mismatch is inherent in the P/FD with the single-ended charge pump since the UP and the DOWN outputs have to drive PMOS and NMOS switches. From Eq. (l), we may assume that the single inverter delay of 100 psec gives the phase offset of 2n:(100psec/5psec). If this value is put in Eq. (4) with the same condition used for Eq. (9, we expect almost -26-dBc spur, reaching to the wrong conclusion that the single gate delay mismatch in the P E D is far dominant over any mismatch in the charge pump. The effective FM noise due to the timing mismatch in the P/FD, however, is also suppressed by the ratio of the turn-on time of the P/FD to the reference period. When the delay mismatch, Atd, is much smaller than the turn-on time of the P/FD, At,,, the amount of the spur is approximately given by (fref=200kHz, fBW=16kH~, fpl=80kHz, N=4).
for Atd <<At,, . By using Eq. (8), the single inverter delay of 100 psec gives -64 dBc spur with the same condition for Eq. (7). Thus, the timing mismatch in the P/FD is less significant compared to the leakage current or the mismatch in the charge pump.
A closed-loop behavior simulation is done to verify the analysis. In Fig. 2 , the spur levels at 200-kHz offset in the VCO output are plotted with the non-ideal conditions caused by the leakage current, the charge pump mismatch and the P/FD mismatch. To reduce the simulation time, a 3rd-order PLL with the division value of only 4 is taken with the reference frequency of 200 kHz. Since the division value is too small to measure the spur level with the practical condition, the effect of the non-ideal conditions are exaggerated to get the sufficient spur level which is much higher than the numerical noise from the simulator using the coarse time step. The loop bandwidth is about 16 kHz. The prediction of the spur with 4th-order PLL is straightforward when the spur level in the 3rd-order PLL is given. The results of each case are close to those obtained from the previous analysis. Other issues are current consumption, switching speed, output voltage compliance and supply noise rejection. They will be considered with the various architectures in the following section.
CMOS CHARGE PUMP ARCHITECTURES

Single-Ended Charge Pumps
Single-ended charge pumps are popular since they do not need an additional loop filter and offer low-power consumption with tri-state operation. In the standard frequency synthesizer, the output current of the charge pump can be as high as 4.5mA [4] to provide better spur performance over the leakage current and to have high SNR at the charge pump for low noise contribution to the PLL. With tri-state operation, the current consumption of the charge pump is lower than few hundred pA depending on the reference clock frequency and the turn-on time of the PIFD. Three typical topologies are shown in Fig. 3 . First one in Fig. 3(a) is the charge pump with the switch at the drain of the current mirror MOS. When the switch is turned off, the current pulls the drain of M1 to ground. After the switch is turned on, the voltage at the drain of M1 increases from OV to the loop filter voltage held by PLL. In the mean time, M1 has to be in the linear region till the voltage at the drain of MI is higher than the minimum saturation voltage, A,. During this time, high peak current is generated even though the charge coupling is not considered. It is caused by the voltage difference of two series turn-on resistors from the current mirror, M1, and the switch. On the PMOS side, the same situation will occur and the matching of this peak current is difficult since the amount of the peak current varies with the output voltage. Figure 3(b) shows the charge pump where the gate is switched instead of the drain [SI. With this topology, the current mirrors are guaranteed to be in the saturation region. To achieve fast switching time, however, the bias current of M3 and M4 may not be scaled down since the gm3,4 affects the switching time constant in this configuration. The gate capacitance of MI and M2 is substantial when the output current of the charge pump is high and the long channel device is used for better matching. To save the constant bias current, the gated bias current can be employed cooperating with the PLL at the cost of complexity [6] . The switch can be located at the source of the current mirror MOS as shown in Fig. 3(c) [7] . M1 and M2 are in the saturation all the time. Different from the gate switching, the gm3,4 does not affect the switching time. As a result, the low bias current can be used with high output current. This architecture gives faster switching time than the gate switching since the switch is connected to single transistor with lower parasitic capacitance.
In addition to the typical configuration discussed previously, some variations are done to improve the performance. Figure 4(a) shows the charge pump with an active amplifier [8] , [9] . The problem of the charge pump shown in Fig. 3(a) is the charge sharing between the node at the drain of M1 and M2 and the loop filter when the switch is turned on. With the unity gain amplifier, the voltage at the drain of M1 and M2 is set to the voltage at the output node when the switch is off to reduce the charge sharing effect when the switch is turned on. This architecture is useful when the parasitic capacitance is comparable to the value of the capacitor in the loop filter. Another one is the charge pump with the current steering switch as shown in Fig. 4(b) . The performance is similar to the one shown in Fig. 3(a) , but the switching time is improved by using the current switch. This structure provides high-speed single-ended charge pump. In Fig. 4(c) , the inherent mismatch of PMOS and NMOS is avoided by using only NMOS switches [lo] . Since the current does not flow in the current mirror, M5 and M6, when UP switch is turned off, the current mirrors still limit the performance unless large current is used. From the above investigation, the source switching is considered attractive due to the simple structure, low power consumption and comparable switching time. Figure S(a) shows the improved schematic of Fig. 3(c) . M4 -M13 form current mirrors which are cascoded to increase the output impedance so that the current variation is less sensitive to the output voltage. M1 and MI4 are switches for the charge pump, the sizes of which should be optimized to minimize the switching mismatch and the turn-on time. M2, M3 and M1S are used for replica biasing to give the same bias condition when the charge pump is turned on. MC1 and MC2 are added to reduce the charge coupling to the gate and they helps to enhance the switching speed. With proper biasing, the output voltage compliance range can be designed to be more than the range from 0.SV to 2.SV with 3V supply over process and temperature variations in the simulation.
Differential Charge Pumps
A fully differential charge pump has several advantages over the conventional single-ended charge pump [11] , [12] . Firstly, the switch mismatches between NMOS transistors and PMOS transistors does not substantially affect the overall performance. The matching requirement between NMOS transistors and PMOS transistors are relaxed to the matching between NMOS or between PMOS transistors, respectively. Secondly, the differential charge pump has switches using only NMOS transistors and the inverter delays for and DW signals do not generate any offset due to its fully symmetric operation. Thirdly, this configuration doubles the range of the output voltage compliance compared to the single-ended charge pump. For low-voltage operation, the limited output voltage range of the charge pump makes it difficult for the VCO to meet the specified tuning range unless the VCO gain is increased. Fourthly, the differential output stage is less sensitive to the leakage current since the leakage current behaves as a common-mode offset with the dual output stages. Lastly, the differential charge pump with two loop filters provides better immunity to the supply, ground and the substrate noise when on-chip loop filters are used. However, these advantages can be achieved at the cost of two loop filters, common-mode feedback circuitry and more power dissipation due to the constant current biasing. charge pump needs to be in a class-A type rather than in a push-pull mode. M29-M32 are added to have the class-A operation. Note that the delay mismatch between UP and UPB or between DW and DWB does not generate any skew when the charge pump has a fully differential and symmetric structure. Figure 6 shows the simulation result of the differential charge pump combined with the P/FD operating at 200MHz. The minimum resolution of the charge pump is less than 10 psec. The P/FD and the charge pump are designed in 0.5 pm CMOS. Any additional delay element in the P/FD to increase the minimum turn-on time is not used. The inherent logic delay of 1 nsec from the P E D was enough to turn on the charge pump current as seen in Fig.  6 . The waveform at the top shows the differential output of the charge pump with good linearity. Note that the dead-zone does not exist as long as the amount of charge injected to the loop filter by the charge pump is linearly proportional to the phase error.
COMPARISON AND APPLICATIONS
Among the charge pumps mentioned previously, four distinctive architectures are listed below. Most charge pumps belong to one of this category and this classification is helpful to determine the charge pump architecture in various PLL applications.
Conventional tri-state -Type 1 (Fig. 3, Fig. 4(a architecture are the PLL environment and requirements such as clock skew, the reference spur, the maximum leakage current, the VCO input range, the maximum phase comparison frequency and the supply and ground noise rejection. The improved design of both the single-ended and the differential charge pumps are presented. Depending on the PLL application, it is important to employ the appropriate architecture of the charge pump.
